SERIAL RAPIDIO SRIO 4.1

SERIAL RAPIDIO SRIO 4.1

Reference : CVT_GP_SRIO
Course families : Connectivity > General purpose buses
Target Audience : Architects, board designers, verification engineers, firmware developers
Duration : 4 days, 7 hours a day

For more information and a detailed agenda about this course, please contact us