Lauterbach TRACE32 in our courses
Our processor courses use Lauterbach TRACE32 debuggers to show how a processor and its SoC really work.
Partner
Through a long-term collaboration with Lauterbach, MOVE.B uses the TRACE32 debugger in most of its processor courses. TRACE32, available for many processor architectures, lets our trainers show the operation of a processor and of the complex units of an SoC live, on real boards: caches, MMU, interrupts, interconnect.
Hands-on labs with TRACE32
Our practical examples on Arm, NXP and STMicroelectronics processors are designed with TRACE32: trainees run, stop and inspect the code, the registers and the memory, and learn debug methods they will use on their own projects.
Trace with CoreSight and ChipTrace
Our CoreSight courses explain the on-chip debug and trace infrastructure that TRACE32 relies on. ChipTrace, our trace product, records the execution of an Arm SoC without a probe and hands the trace to TRACE32 for analysis.
Lauterbach
Related training courses
CoreSight debug specification
Arm CoreSight training courses (SoC-400 and SoC-600): debug and trace architecture, the ETM and STM trace sources, CTI, funnels, ETF and ETR, access ports and integration in a…
See the courses →Arm CPUs and related technologies (SMMU, AMBA, CoreSight)
Arm training courses by an Arm Approved Training Partner: Cortex-A, Cortex-R and Cortex-M CPUs, Neoverse cores, the Armv8 and Armv9 architectures, SIMD, System MMU, AMBA buses and CoreSight.
V6-M Cortex CPUs · V7-A Cortex CPUs · V7-R Cortex CPUs · V7-M Cortex CPUs · V8-A Cortex CPUs · V8-A Neoverse CPUs · V8-R Cortex CPUs · V8-M Cortex CPUs · V9-A Cortex CPUs · V9-A Neoverse CPUs · System MMU · SIMD instruction sets · CoreSight debug specification · AMBA buses and interconnects
See the courses →NXP CPUs, MCUs and MPUs
NXP training courses by an NXP Registered Partner: i.MX, i.MX RT, Layerscape and S32 Arm processors, QorIQ and Power Architecture MPUs and MCUs, with labs on evaluation boards.
NXP Power CPUs and MPUs · NXP Arm MPUs · NXP Arm- and Power-based multicore architecture
See the courses →
Our other partners
Next step
Talk to an engineer
Tell us the device, the audience and the dates, and an engineer will send you a programme and a quote.